The paper presents methods for the online estimation of the junction temperature (Tj) for IGBT modules with paralleled semiconductor chips, with each chip operating at different junction temperatures. Experimental and simulation results are presented. The Tj estimated from the gate-emitter voltage (Vge) during the IGBT switch off process was found to be very close to the average junction temperature of all the semiconductor chips in the IGBT module. The Tj estimated from the dV ce /dt slope at lower voltages was found to represent the highest temperature of all the semiconductor chips in the IGBT module.
Introduction
The junction temperature (Tj) of semiconductor chips in IGBT modules during operation of a power electronic converter is an important parameter, which provides information on the operating status of the IGBT module. Information about the thermal cycles of the IGBT modules during operation could be thus directly available. From this, an important information could be extracted e.g., prediction and evaluation of the remaining lifetime of IGBT modules. Normally, the junction temperature of the IGBT modules is measured using techniques such as infra-red camera, mounting a thermocouple inside the package directly or next to the chip or by measuring the internal gate resistance of the chip. These techniques either involve direct access to the chip inside the package or require specially designed IGBT chips & modules. Alternatively, there are also methods reported to estimate Tj based on complex thermal network models [1] . However, these methods are prone to evaluation errors and do not include the aging effects of modules. Most of the existing methods presented in the literature are not suitable to determine the Tj in real time or when the converter is in operation. The most suitable approach to extract the junction temperature is to focus on "external" electrical parameters called temperature sensitive electrical parameters (TSEP) that can be measured at the gate driver level [2] [3] [4] [5] [6] [7] . TSEP's change with temperature, as the basic physical properties of the semiconductor material change with temperature [8] . Earlier, we have proposed a novel method to estimate Tj of IGBT based on gate-emitter voltage as a TSEP [2] . Also, dV ce /dt during the turn-off was found to be another widely accepted TSEP for Tj estimation [3] .
In a IGBT module with many parallel semiconductor chips, various chips can operate at different junction temperatures. It is of utmost importance to identify the actual temperature that is being estimated from the mentioned TSEP's, i.e., the gateemitter voltage and dV ce /dt, when these methods are employed to estimate Tj for IGBT module with parallel semiconductor chips. It is also essential to have information regarding the temperature distribution among different chips in the IGBT module for better and uninterrupted operation. In this paper, the estimation of the junction temperature of IGBT modules with parallel semiconductor chips maintained at different temperatures using a suitable mechanical design is discussed.
Experimental set-up
An IGBT module which has an half bridge was maintained at two different temperatures by making a cut in the base plate. Half of the module was heated and the other half was cooled by a fan (figure 1), hence IGBT chip 1 was maintained at a temperature higher than IGBT chip 2. The thermal insulation between the hot and cold side was provided by the cut in the baseplate. The hot side was maintained at a desired temperature by adjusting the heater. At a given temperature on the hot side, there was a temperature transient of few degrees (~ 5 to 10%) across both the hot side (along P1, P2, P3 in figure 1a ) and cold side (along P4, P5, P6 in figure 1a) , depending on the width and depth of the cut in the base plate.
Results and discussion
The results of Tj estimation using gate-emitter voltage and dV ce /dt curve for IGBT modules with half-cut base plate, where the semiconductor chips are maintained at different baseplate temperatures is discussed in this section.
Tj estimation from gate-emitter voltage
A typical waveform of the gate-emitter voltage (Vge) during IGBT turn-off is shown in figure 2 . This shift can be detected by using a time counter triggered between the first falling edge and second falling edge of the Vge-off curve. The time difference (t diff i.e., the elapsed time between the first and second falling edge of the Miller plateau, thus the "width of the Miller plateau") as a function of the measurement temperature is shown in figure 4 . It can be seen that t diff varies linearly with the measurement temperature, hence this parameter "t diff " can be used to estimate the IGBT junction temperature. A temperature sensitivity (change in time delay) of 1.3 ns/ o C has been found for this module when measured at 600 V, 100 A switching condition. Therefore, the duration of the Miller plateau in the Vge waveform can be used as a parameter to estimate the junction temperature of the IGBT chip [2] . To understand the physical effect behind the variation of Miller plateau duration with temperature, a single IGBT chip was simulated at different temperatures using TCAD. The charge concentration inside the IGBT chip during turn-off process was studied. The amount of plasma present in the IGBT was found to increase with temperature and hence, more charge has to be removed during the turn-off process before blocking voltage can be supported again. Due to the higher volume of plasma in the drift layer at higher temperatures, the depletion capacitance (C dep ) of the drift layer is also high, as seen per equation (1) 
where N A and N D represents the acceptor and donor doping concentration respectively, Ɛ is the dielectric constant, e 0 is the unit charge, V dc is the DC-link voltage and A is the surface area of the capacitance. It can be seen from the equation (1) that at higher temperatures, as the donor and acceptor concentration (plasma) increases, the depletion capacitance also increases. The increase in the depletion capacitance at higher temperatures in turn causes the Miller capacitance or the gate-collector capacitance (C GC ) to increase, as the Miller capacitance is the combination of the gate-oxide capacitance (C ox ) and the depletion capacitance (C dep ) of the drift layer. Higher Miller capacitance in turn gives rise to the larger Miller plateau width at higher temperatures, according to equation (2) 
where t diff is the duration of the Miller plateau, R G is the gate resistance (internal + external), C GC is the gate-collector capacitance (Miller capacitance), V dc is the DC-link voltage, V on is the on-state voltage, I L is the load current, g m is the transconductance, and V th is the threshold voltage. It can be seen from equation (2) is directly proportional to C GC . The effect of temperature variation on other factors like V on is negligible, as V DC is much higher than V on . The temperature variation of (I L / g m ) and V th partly nearly counteract each other. Also R G would increase with temperature, as electron mobility decreases with temperature, thereby increasing the internal gate resistance. Hence, the duration of the Miller plateau (t diff ) increases at higher temperatures due to the temperature variation of C GC and R G .
The Vge curve was measured at several pre-set baseplate temperatures and defined load conditions to create a look-up table for Miller plateau width, where the whole module was heated to the pre-set temperature. Then, the Vge curve was measured for different temperatures on the hot side. The temperature of the cold side (chip 2) is determined by the temperature set on the hot side (chip 1), as the cooling fan speed was always constant. The results of the measurements performed on two different modules is shown in table 1. The temperatures mentioned for the hot and cold side in the table 1 are the average temperature on their corresponding side, as there was a temperature transient on both sides. Based on the Miller plateau width in the Vge curve, it was found that the estimated junction temperature (Tj) is the average temperature of all the chips in the IGBT module Table 1 : Estimation of Tj from Vge curve, when the hot side was heated to a pre-set temperature and the cold side was heated by a fan for modules A and B at two different operating conditions, 600 V, 300 A and 600 V, 400 A.
For example, when the hot side was maintained at 50 o C, the cold side was at 32 o C and the estimated temperature from Vge curve was 42.5 o C (test 1 of module B), which is close to the average temperature of the hot and cold side. This was found to be true for both the modules at all the measurement conditions (300 A, 400 A). The estimated temperature was always within ±3 o C of the average temperature of the IGBT module for all the tested conditions. Hence, one can conclude that the estimated junction temperature (Tj) from the Vge curve represents a temperature closer to the average junction temperature of the IGBT module when the individual semiconductor chips operate in the module at different junction temperatures.
A simulation was carried out using SIMetrix 6.20, in order to understand the behaviour of the gate-emitter voltage when IGBT chips at different temperatures are connected in parallel. Four IGBT chips modelled with Infineon IKW40T120 SPICE model are connected in parallel and turned off at a condition of 600 V and 300 A. The gate voltage of each chip and the gate voltage at the output of the gate drive were studied. The observed gate voltage characteristics are shown in figure 4 for a configuration where two chips are operating at 25°C and the other two are operating at 125°C. The plot shows that all the chips reach the end of the Miller plateau at the same time. The same is shown in figure 5 where one chip operates at 25°C, the second one at 75°C and the remaining two at 100°C. Since all the chips are connected in parallel, the increase of the collector to emitter voltage V ce has to finish at the same time for all of them and consequently, the end of the Miller plateau is reached at the same time. In figure 6 , the gate voltage waveform at the output of the gate drive (which is accessible during converter operation) for three configuration having the same average temperature of 75°C is shown. It can be seen that the Miller plateau ends roughly at the same time for all the configurations. Typically, the load current also influences the Miller plateau width [2] . Since the chips are operating at different temperatures, they are not sharing the load current equally (individual chips are operating at different load condition). However, the current sharing changes during the turn-off operation (see figure 7) leading to the same turn-off time for all the individual chips. Also, the end of the Miller plateau (measured at the IGBT module terminals) would correspond to a junction temperature, which is an average value for all the chips. In other words the Miller plateau of each individual chip ends at the same time (considering the chips are in parallel operation and they all should have the same V ce increase). Hence the gate voltage of the IGBT module will have its Miller plateau ending at a time which corresponds to the average temperature of all the parallel connected chips. 
Tj estimation from dV ce /dt during the turn-off
The rate of change of collector voltage dV ce /dt during IGBT turn-off is an parameter that changes with temperature [3] . This can be sensed directly from the IGBT voltage, or indirectly from the time-delay in turn-off and the resulting distortion in the converter pulse width modulation waveform [10] . The junction temperature Tj, the collector current and the instantaneous collector voltage V ce have found to have significant influence on dV ce /dt [3] . The dV ce /dT slope during turn off decreases with the junction temperature at a given operating condition (figure 8), and hence can be used as a sensor to estimate the IGBT junction temperature.
An analytical expression for dV ce /dt developed by Bryant et al., [3] is given as equation (3), The dV ce /dT slope was analyzed at 10-20% of the DC link voltage to avoid the influence of physical effects (like load current, voltage) other than the junction temperature. At lower DC link voltages, there is a cross-over point at which the current is equally shared among various chips, even though they are at different temperatures ( figure 7) . Hence, the effect due to difference in the current sharing among the chips is avoided, when dV ce /dT slope is analyzed at lower DC link voltages. The dV ce /dT slope values were calibrated at several pre-set baseplate temperatures and defined load conditions, where the whole module was heated to the pre-set temperature. Then, the slope dV c /dT was obtained at defined load conditions, when half of the module was heated to a preset temperature and the other half was cooled by a fan. The results of the junction temperature estimated from the dV ce /dT slope for this measurement is shown in table 2. Again, it has to be noted that the temperatures mentioned for the hot and cold side in the table 2 are the average temperature on their corresponding side. It can be seen from that the temperature estimated from dV ce /dt (slope analyzed at 100V) was nearly close to the temperature on the hot side for all the measurements. When the hot side was maintained at 70 °C and the cold side was at 35°C (test 2), the estimated temperature from dV ce /dT slope was 67°C, which is less than 5% error from the temperature on the hot side. The estimated temperature was within ±3 o C from the temperature of the hot chip for all the tested conditions.
The main reason for the estimation of hottest temperature using the dV ce /dt method is that the hottest chip has the highest Miller capacitance (see equation (1) ) and consequently would have the slowest rising of V ce . As the IGBT chips are connected in parallel, all the chips must have the same V ce . At 10-20% of the DC-link voltage, the current between the chips is shared almost equally (the chips are operating at the same load condition), and the maximum possible instantaneous dV ce /dt has to be the one on the hottest chip.
Conclusion
The gate-emitter voltage (Vge) and the dV ce /dT were shown to be very useful TSEP's to estimate the junction temperature of IGBT modules. The physical effects concerning the change on Vge and dV ce /dT with temperature were discussed. These parameters were used to estimate the Tj of IGBT modules, with their semiconductor chips operating at different temperatures. It was found that the Tj estimated from the Vge curve was close to the average temperature of all the semiconductor chips, when the module with semiconductor chips operating at different temperature is analyzed. Similarly, the estimated junction temperature from the dV ce /dT slope was nearly the highest temperature among all the chips, when the module with semiconductor chips operating at different temperature is analyzed. With the estimation of the highest and the average junction temperature of the chips in the IGBT module, safe operation of the IGBT can be ensured.
